

pRU Address Map

Ola S. Grøttvik

November 6, 2020

Identical modules are separated with a fixed base address offset of 0x1000. I.e. `alpide_data` for chip ID 0 on stave 0, has base address `0x2300_0000`, while `alpide_data` for chip ID 1 on stave 0, has base address `0x2300_1000`, and so on.

Module	Clock Domain [MHz]	Base Address	Module Range	Total address space	Num modules
<code>global_regs</code>	31.25	<code>0x2000_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2000_0000 - 0x2000_0FFF</code>	1
<code>sysmon</code>	31.25	<code>0x2010_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2010_0000 - 0x2010_0FFF</code>	1
<code>dna</code>	31.25	<code>0x2020_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2020_0000 - 0x2020_0FFF</code>	1
<code>trigger_manager</code>	40	<code>0x2100_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2100_0000 - 0x2100_0FFF</code>	1
<code>alpide_control</code>	40	<code>0x2140_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2140_0000 - 0x2140_0FFF</code>	1
<code>offload</code>	120	<code>0x2200_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2200_0000 - 0x2200_1FFF</code>	1
<code>alpide_data</code>	120	<code>0x2300_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2300_0000 - 0x2306_BFFF</code>	108

Table 1: pRU Address map

Note about PTB

For PTB, and potential other implementations on Zync FPGAs, the base addresses has a prefix of 0x05, i.e. the address is a total of 5 bytes. This prefix should be added in the embedded software, and thus ignored by all host software. PTB does NOT incorporate SYSMON and DNA.

Module	Clock Domain [MHz]	Base Address	Module Range	Total address space	Num modules
<code>ptb_regs</code>	40	<code>0x2180_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2180_0000 - 0x2180_0FFF</code>	1
<code>power_control</code>	100	<code>0x2400_0000</code>	<code>0x0 - 0xFFF</code>	<code>0x2400_0000 - 0x2400_0FFF</code>	1

Table 2: PTB Specific Modules




Figure 1: Bus tree