



IB Flexible Printed Circuit

Antonello Di Mauro - CERN

ALICE ITS Upgrade Stave Production Readiness Review

CERN, 27 April 2017

- Low material budget

The choice of the material to be used for the metal layers of the FPC is dictated by the need to minimise the material budget, thus Al has been preferred to the standard Cu (the respective radiation lengths being 8.9 cm and 1.44 cm).



- Small losses and minimum impedance for homogenous power supply along the detector modules (9 pixel sensors row) and high quality of control and readout signals

The thickness of each Al layer is 25 μm , a value which allows keeping at the desired value ($< \sim 50$ mV) voltage variations along the power supply lines; in addition, with a thickness of 75 μm for the polyimide substrate (Upilex-75S), a differential impedance of 100 Ω in the signal lines is obtained.

- Dimensional specifications

The design (**geometry of vias and interconnection pads, location of SMD components, solder mask opening**) has been optimized wrt the preliminary layout presented at the EDR, in order to allow reliable automated wire bonding using 3 wires per connection.



Position tolerance of ± 40 μm is required to align vias on sensor interconnection pads by overlapping the FPC on the pixel chips using nominal positions provided by alignment pin-holes.



Large planes are used to distribute analogue and digital power and respective ground connections.


The 9 silicon chips are read out in parallel: each chip sends its data stream to the end of Stave by a dedicated differential pair, 100 μm wide. Two additional differential pairs distribute the clock and configuration signals.

Alignment and handling wings




- ① Oblong hole : 3 mm x 2.5 mm
- ② Round hole : \varnothing 2.7 mm
- ③ Round hole : \varnothing 2.5 mm (for precise alignment)



Wings are partially cut for easier final removal at the end of Stave assembly




GND and power supply vias, single pad




GND via




Power via




~ 0.7 mm : optimal clearance between chip pad edge and via edge for bonding machine head



Control and data vias, double pad






Gap between pads does not allow "single pad" via geometry: adopted double pad (and rotation of bonding head).






In blue: openings in the solder mask




Inspection Slits



Inspection slits are implemented to verify and measure underlying chips position using reference marks





The connection to the service cables is achieved by a double FPC extension which is soldered to the HIC



FPC Extension for Connection to Electrical Services



Such extensions are equipped with passive components (10x 220 uF capacitors) to stabilize the analogue and digital power supplies, respectively




This solution allows to implement a “flexible” connection to external service cables with minimized space occupancy

FPC Extension for Connection to Electrical Services


2-layer flex, PI: 50 μm , Cu: 35 μm , solder mask: 20 μm



The two flexes are connected together, AVDD is transferred from top to bottom



The PWR extension is connected to the FPC by iron soldering and wings are cut.




PC

ANSYS simulation parameters


Nominal Supply Voltage (analogue and digital)	=> 1.8V
Chip area : 3cm x 1.5 cm	=> 4.5 cm ²
Chip power : 4.5 cm ² x 45 mW/cm²	=> 202 mW
2/3 for digital : 180 mW / Chip	
1/3 for analogue : 22 mW / Chip	

IB FPC performance: power supply drop



Power plane, AVDD & DVDD DC Voltage drop


Ground plane, AGND & DGND DC Voltage drop



ANALOGUE	Mean	Voltage drop
Chip0	1.810V	+ 9.75 mV
Chip1	1.806V	+ 6.25 mV
Chip2	1.804V	+ 3.5 mV
Chip3	1.801V	+ 1 mV
Chip4	1.799V	- 1 mV
Chip5	1.797V	- 2.75 mV
Chip6	1.796V	- 4 mV
Chip7	1.795V	- 4.75 mV
Chip8	1.795V	- 5.25 mV


DIGITAL	Mean	Voltage drop
Chip0	1.835V	+ 35 mV
Chip1	1.821V	+ 21 mV
Chip2	1.811V	+ 11 mV
Chip3	1.802V	+ 2 mV
Chip4	1.796V	- 4 mV
Chip5	1.791V	- 9 mV
Chip6	1.787V	- 13 mV
Chip7	1.785V	- 15 mV
Chip8	1.783V	- 17 mV

step	conditions	place	validation
1 . Thermal stabilisation of Upilex-75S sheets	2 h at 400 °C and 1E-08 mbar	CERN or Bodycote (F)	Visual inspection
2. Holes drilling by laser	23 +/- 1 °C (Upilex-75S CTE 20 ppm)	KIRANA (IT)	Metrology (dimensional)
3. Preparation for Al coating: cleaning, light polishing in sand blasting machine	3 passages at 1.5 bar, 0.2 m/s, pumice powder coarse FF 10-177 um	CERN	Metrology (witness samples surface roughness)
4. Al PVD coating	12 h of vacuum P < 10E-08 before starting	HEF (F)	Peel test, R ² measurement, Al thickness on witness samples
5. LDI, etching, Ni/Au, solder mask coverlay		CERN	Visual inspection, electrical continuity, resistivity measurements, metrology, metal layers thickness, “bondability” test
6. SMD components mounting by hand (baseline); evaluation of vapour phase reflow oven @ 160 °C in progress	Sn-Pb solder paste,	CERN	Visual inspection
7. Cleaning	isopropyl alcohol ultrasonic bath 3’	CERN	Visual inspection, electrical continuity, resistivity measurements
8. Storage in N2		CERN	




- Max four sheets of 95x28 cm² can be mounted in the PVD system performing the Al coating;
- The layout has been optimized in order to maximize the number of FPC/sheet, a 7th FPC will be added in the middle
- Production is shared with MFT Upgrade project

Hole pattern layout





- The holes pattern has been designed to compensate the residual shrinking observed after Al coating ($\sim 0.14\%$) induced by cooling down of deposited Al layers
- Reference values:
 - Distance (D12) between first and last via of central row in each FPC
 - Position (XT0, YT0) of reference hole used for alignment wrt to first via



QUOTE	nominal value [mm]	Compensated value [mm]
D12	266.990	267.364
XT0	133.645	133.830
YT0	17.660	17.684

FPC Metrology Results



Avg/stdev	I+K (1,3,4,6)	I+K (2,5)	G+H (1,3,4,6)	G+H (2,5)	PZ+PX (1,3,4,6)	PZ+PX (2,5)
After laser drilling	267.35/0.006	267.39/0.01			267.35/0.01	267.40/0.01
After Al coating	267.06/0.003	267.12/0.007	267.07/0.003	267.13/0.012	267.02/0.003	267.087/0.01
Finished FPC					267.08/0.015	267.16/0.013



FPC thickness

- Typical st. dev in one FPC ~ 4 um
- On a sample of 12 pieces: avg: 167.7 um, st. dev. 2.8 um


- FPC (2, 5) longer than FPC (1, 3, 4, 6) by ~ 60-80 um
 - Finished FPCs (1, 3, 4, 6) are longer than nominal by ~80 um
 - St. dev. ~ 15 um
- ➔ Fine tune shrink correction to achieve ± 40 um

Prototypes Production

- Layout and processing have been optimized during all 2016 (more than 40 prototypes produced)
- In 2017 we procured 24 prototypes, yield ~ 80 %



Al top layer after etching



IB FPC

- Amount to be produced: two full IB (96) + 20% → 116 FPC
- Including a yield of 80% for FPC production and of 90% for HIC modules production a total number of 160 FPC is required
- Each sheet contains 7 FPC, a total of 6 batches of 4 sheets need to be processed
- The estimated time for full production (started in March) is 9 months, completion of 48 FPC (for IB-1) expected for mid August

Production Schedule

