






Register 2.2: WRITE\_ADDRESS - RW (0x00000004)  
 The ALPIDE chips register address. Must be written before write\_ctrl.




Register 2.3: WRITE\_DATA - RW (0x00000008)  
 Data that is written to ALPIDE register. Must be written before write\_ctrl when performing a write operation.



Register 2.4: STOP\_BIT\_REQUIREMENT - RW (0x0000000C)  
 Requirement for the start/stop bit detection. 3 -> All 6 bits (strict - may fail with noisy signal). 2 -> 5 bits. 1 -> 4 bits. 0 -> Not allowed (will revert to 6 bits).



Register 2.5: READ\_STATUS - RO (0x00000010)  
 Read status.



**all\_ok**


**chip\_id\_ok**

**data\_l\_ok**


**data\_h\_ok**

**chip\_id**


Register 2.6: READ\_DATA - RO (0x00000014)  
 Data returned from ALPIDE.




Register 2.7: RESET\_COUNTERS - PULSE FOR 1 CYCLES - (0x00000018)  
Reset control counters.




Register 2.8: NUM\_BROADCASTS - RO (0x0000001C)  
Number of broadcasts.




Register 2.9: NUM\_WRITES - RO (0x00000020)  
Number of write operations.




Register 2.10: NUM\_READS - RO (0x00000024)  
Number of read operations.




Register 2.11: NUM\_OPCODES - RO (0x00000028)  
Number of opcodes transmitted.




Register 2.12: NUM\_TRIGGER\_SENT - RO (0x0000002C)  
Number of triggers transmitted.




Register 2.13: NUM\_TRIGGER\_NOT\_SENT - RO (0x00000030)  
Number of triggers not transmitted.



Register 2.14: NUM\_WAIT\_EXEC - RO (0x00000034)  
Number of waits executed.




Register 2.15: MASK\_BUSY - RW (0x00000038)  
 Set the busy status by force, either not busy or busy.




**force\_bit**

**force\_value** '1' -i busy, '0' -i not busy.

Register 2.16: WAIT\_VALUE - RW (0x0000003C)  
 Unused.



Register 2.17: NUM\_REGS - RW (0x00000040)  
 Unused.



### 3 Example VHDL Register Access

All registers are bundled in records based on their mode. E.g. all RW registers are accessed through the record *bustype\_rw\_regs*. Access is also dependent on the type of register. All register of type SL, SLV and DEFAULT are all directly accessed by just specifying the mode record signal. E.g. the RW register *reg0* can be assigned a value like this (assuming AXI-bus):

```
axi_rw_regs.reg0 <= (others => '0');
```

Registers of type FIELD cannot be directly accessed without specification of a certain field. This is because the registers are implemented as a record in VHDL (thus a record of records). E.g. if the RO register *reg1* contains the field *field3* it can be accessed like this (assuming AXI-bus):

```
axi_ro_regs.reg1.field3 <= (others => '0');
```