

trigger_manager

Version: 1.0

Thursday 6th February, 2020 18:24

Management of global trigger and pulse signals. Also functions as a synchronizer for both ALPIDEs and RUs. Can transmit various reset to all ALPIDEs connected to RU, and reset the RU absolute time tracker. Module has 3 signal inputs that is to be connected to external FPGA IO: trigger_init (initiates trigger or pulse sequence), sync (transmits BCRST to all ALPIDEs and resets RU absolute time), spill_inc (increments SPILL ID). The module generates a 25 ns pulse from each external signal, so the external signal length is arbitrary as long as the period is over 25 ns. The module is also used for tagging pRU data, see register specifications.

1 Register List

#	Name	Mode	Address	Type	Length	Reset
0	status	RO	0x00000000	FIELDS	2	0x1
1	mode	RW	0x00000001	SLV	2	0x0
2	num_triggers	RW	0x00000002	DEFAULT	32	0x1
3	pre_cmd_delay	RW	0x00000003	DEFAULT	32	0x0
4	trigger_delay	RW	0x00000004	DEFAULT	32	0xE
5	pulse_delay	RW	0x00000005	DEFAULT	32	0xE
6	pulse_trigger_delay	RW	0x00000006	DEFAULT	32	0xE
7	trigger_init	PULSE	0x00000007	SL	1	0x0
8	num_trains	RW	0x00000008	DEFAULT	32	0x1
9	trains_delay	RW	0x00000009	DEFAULT	32	0xE
10	alpine_grst	PULSE	0x0000000A	SL	1	0x0
11	alpine_prst	PULSE	0x0000000B	SL	1	0x0
12	alpine_bcrst	PULSE	0x0000000C	SL	1	0x0
13	alpine_rorst	PULSE	0x0000000D	SL	1	0x0
14	trigger_source	RW	0x0000000E	SLV	2	0x3
15	alpine_mode	RW	0x0000000F	SLV	1	0x1
16	absolute_time	RO	0x00000010	DEFAULT	32	0x0
17	reset_time	PULSE	0x00000011	SL	1	0x0
18	spill_id	RO	0x00000012	SLV	16	0x0
19	increment_spill_id	PULSE	0x00000013	SL	1	0x0
20	reset_spill_id	PULSE	0x00000014	SL	1	0x0

2 Registers

Register 2.1: STATUS - RO (0x00000000)
Status of trigger/pulse transmits.

31	2	unused	error	idle
			1	0
			0	1
			Reset	

idle Indicates that the manager is free to receive new commands.

error Indicates that the register settings prevents any commands to be transmitted.

Register 2.2: MODE - RW (0x00000001)
Controls whether transmitting trigger or pulse opcode. 0 = trigger, 1 = pulse, 2 = pulse and trigger
combo, 3 = no action.

31	2	unused	1	0
			0x0	
			Reset	

Register 2.3: NUM_TRIGGERS - RW (0x00000002)
The number of trigger/pulse/pulse-trigger-combos to be transmitted.

31	0
0x1	
Reset	

Register 2.4: PRE_CMD_DELAY - RW (0x00000003)
Optional delay before the transmission of commands after initiation (either register or external signal). Not
added to delay between command in train (when num_triggers is larger than one).

31	0
0x0	
Reset	

Register 2.5: TRIGGER_DELAY - RW (0x00000004)
For mode(0) - The number of clock cycles (40 MHz) between each trigger command. Minimum 14 (time
required to complete operation).

31	0
0xE	
Reset	

Register 2.6: PULSE_DELAY - RW (0x00000005)
For mode(1,2) - The number of clock cycles (40 MHz) between each pulse command. Minimum 14 (time
required to complete operation). For mode(2,3) this must be larger than pulse_trigger_gap + 14!

31	0
0xE	
Reset	

Register 2.7: PULSE_TRIGGER_DELAY - RW (0x00000006)

For mode(2) - The number of clock cycles (40 MHz) between the pulse and the trigger command.
Minimum 14 (time required to complete operation).

31	0
0xE	
Reset	

Register 2.8: TRIGGER_INIT - PULSE FOR 1 CYCLES (0x00000007)

Initiates the command transmission process for all modes.

31	1	0
-		0
Reset		

unused

Register 2.9: NUM_TRAINS - RW (0x00000008)

The number of trains to be transmitted.

31	0
0x1	
Reset	

Register 2.10: TRAINS_DELAY - RW (0x00000009)

The delay between each train - from train stop to it begins again - in 40 MHz clock cycles. Minimum 14 (time required to complete operation).

31	0
0xE	
Reset	

Register 2.11: ALPIDE_GRST - PULSE FOR 1 CYCLES (0x0000000A)

Transmit the GRST opcode to all ALPIDEs.

31	1	0
-		0
Reset		

unused

Register 2.12: ALPIDE_PRST - PULSE FOR 1 CYCLES (0x0000000B)

Transmit the PRST opcode to all ALPIDEs.

31	1	0
-		0
Reset		

unused

Register 2.13: ALPIDE_BCRST - PULSE FOR 1 CYCLES (0x0000000C)

Transmit the BCRST opcode to all ALPIDEs.

31	1	0
-		0
Reset		

unused

Register 2.14: ALPIDE_RORST - PULSE FOR 1 CYCLES (0x0000000D)
Transmit the RORST opcode to all ALPIDEs.

31	1	0
-		0

Reset

Register 2.15: TRIGGER_SOURCE - RW (0x0000000E)
Optional, used for data tagging. The source of the ALPIDE trigger signal. 0x0 = ALPIDE Internal Strobe Sequencer, 0x1 = External pRU Hardware Signal, 0x2 = Software trigger. Used in data tagging, 0x3 = FPGA Trigger Manager.

31	2	1	0
-		0x3	

Reset

Register 2.16: ALPIDE_MODE - RW (0x0000000F)
Optional, used for data tagging. The readout mode the ALPIDEs are configured in. 0x0 = TRIGGERED mode, 0x1 = CONTINUOUS mode. Used in data tagging.

31	1	0
-		1

Reset

Register 2.17: ABSOLUTE_TIME - RO (0x00000010)
32-bit counter value of 120MHz system clock. Used to tag data.

31	0
0x0	

Reset

Register 2.18: RESET_TIME - PULSE FOR 1 CYCLES (0x00000011)
Resets the absolute time register.

31	1	0
-		0

Reset

Register 2.19: SPILL_ID - RO (0x00000012)
The ID of current spill.

31	16	15	0
-		0x0	

Reset

Register 2.20: INCREMENT_SPILL_ID - PULSE FOR 1 CYCLES (0x00000013)
 Increments the spill ID register.

unused

31		1	0
	-		0

Reset

Register 2.21: RESET_SPILL_ID - PULSE FOR 1 CYCLES (0x00000014)
 Increments the spill ID register.

unused

31		1	0
	-		0

Reset